Design 4X4 array multiplier with low power technique
Main Author: | Aizuddin Mohammad Azahari |
---|---|
Format: | Final Year Project |
Published: |
[s.n.]:
[s.l.],
c2020.
|
Subjects: |
Similar Items
-
Design 4-bit magnitude comparator using low power technique with 130NM technology
by: Muhammad Aliff Abdullah
Published: (2020) -
Design and analysis of full adder using different low power technique
by: Noor Anisah Khairul Fazi
Published: (2021) -
Design and implementation of 4 bit up synchronous counter with variable of nand gate technique
by: Nur Alia Syafiqah Binti Hassan buhari
Published: (2019) -
Design a CMOS comparator with 130NM technology
by: Muhammad Azharuddin Ahmad Radzuan
Published: (2020) -
Design a CMOS ring oscillator with 130NM technology
by: Natasha Jurdith Anak Jurit
Published: (2020)