Holdings: Modeling, synthesis, and rapid prototyping with the Verilog HDL

Modeling, synthesis, and rapid prototyping with the Verilog HDL

Main Author:	Ciletti
Format:	Open Shelf
Published:	Upper Saddle River, N.J: Prentice Hall, c1999.
Subjects:	Verilog (Computer hardware description language)

KKTM PETALING JAYA

Call Number:	TK7885 7 C554 1999

Accession	Item Category	SMD	Status	Due Date	Notes

0000046382

OPEN SHELF

BOOK

AVAILABLE

Warning: fopen(C:\Windows\TEMP\vufind_sessions/sess_8b528emv9e3e8o3uaeuhpqmui7): failed to open stream: No space left on device in D:\vufind\module\VuFind\src\VuFind\Session\File.php on line 153
Cannot write session to C:\Windows\TEMP\vufind_sessions/sess_8b528emv9e3e8o3uaeuhpqmui7

Modeling, synthesis, and rapid prototyping with the Verilog HDL

KKTM PETALING JAYA

Similar Items